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Abstract 
The Schmitt Trigger is a comparator circuit that incorporates positive feedback. Noise is being ignored by 
CMOS Schmitt Trigger as the hysteresis in a Schmitt Trigger circuit offers a better noise margin and noise 
stable operation. And the simulation has been done on Tanner EDA tool at TSMC 130nm technology with 1 
V supply voltage. TSPICE simulation results of the circuit confirm the effectiveness of the approach. 
Proposed Schmitt Trigger is designed by using less transistor count and a capacitor which results in less 
average power consumption with decrease in area. Delay is also decreased by using only one PMOS as 
because delay is more concentrated to PMOS due to less mobility of PMOS compare to NMOS.  
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1. Introduction 
Sometimes an input signal to a digital circuit doesn’t directly fit the description of a digital signal. For 
various reasons it may have slow rise and/or fall times, or may have acquired some noise that could be 
sensed by further circuitry. It may even be an analog signal whose frequency we want to measure. All of 
these conditions, and many others, require a specialized circuit that will “clean up” a signal and force it to 
true digital shape. The required circuit is called a Schmitt Trigger. It has two possible states just like other 
multivibrators. However, the trigger for this circuit to change states is the input voltage level, rather than a 
digital pulse. That is, the output state depends on the input level, and will change only as the input crosses a 
pre-defined threshold. Therefore Schmitt triggers are bistable networks that are widely used to enhance the 
immunity of circuits to noise and disturbances [1]. They play a critical role in a number of emerging 
applications including frequency doublers [2], retinal focal plane sensors [3], sub-threshold SRAM [4], 
image sensors [5], and wireless transponders and sensors [6], [7], to name a few. Schmitt triggers are 
traditionally implemented using operational amplifiers with a resistive positive feedback [8]. These Schmitt 
triggers suffer from high power consumption.  
The main difference between Schmitt triggers and comparators lies in the DC transfer characteristics. The 
comparator shows only one switching threshold, while Schmitt trigger shows different switching thresholds 
for positive-going and negative-going input signals. This characteristic is called hysteresis. If the noise 
magnitude of the input signal is less than the switching threshold difference, Schmitt trigger will not 
respond, thus making Schmitt trigger immune to the undesired noise. The Schmitt trigger is a circuit that 
converts a varying voltage into a stable logical signal (one or zero). The DC transfer characteristic needs 
hysteresis to reduce the sensitivity to noise and disturbances. The hysteresis in a Schmitt trigger offers 
better noise margin and noise stable operation. With proliferation of portable devices, low power circuits 
are extremely desirable. In a recent work [9], a low power Schmitt trigger circuit design is reported for 3V 
operations.  
 
2. Schmitt Trigger 
When the input is higher than a certain chosen threshold, the output is high; when the input is below 
another (lower) chosen threshold, the output is low; when the input is between the two, the output retains its 
value. The trigger is so named because the output retains its value until the input changes sufficiently to 
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trigger a change. This dual threshold action is called hysteresis, and implies that the Schmitt Trigger has 
some memory. The benefit of a Schmitt Trigger over a circuit with only a single input threshold is greater 
stability (noise immunity). 
With only one input threshold, a noisy input signal near that threshold could cause the output to switch 
rapidly back and forth from noise alone. A noisy Schmitt Trigger input signal near one threshold can cause 
only one switch in output value, after which it would have to move to the other threshold in order to cause 
another switch. The Schmitt Trigger circuit has been widely used in the input buffers to increase noise 
immunity. The circuit and the transfer curve of the conventional Schmitt Trigger circuit are shown in 
conventional circuit. Transistors P1, P2, P3, N1, N2, and N3 in Figure 1 are the I/O devices with the normal 
operation voltage of VDD. If the board voltage is equal to VDD, the gate-drain and gate-source voltages of 
transistors P1, P2, P3, N1, N2, and N3 in Fig.1 will not exceed VDD. Thus, the conventional Schmitt Trigger 
circuit can be operated without suffering high-voltage gate-oxide overstress. As shown in Figure 1, the 
conventional Schmitt Trigger circuit with different high-to-low and low-to-high transition threshold 
voltages (and) has better noise immunity than the inverter means switching voltage Vhl and Vlh is shown is 
shown in this Figure 2. When the input signal IN goes up to VDD means VOH from GND, the threshold 
voltage of the conventional Schmitt Trigger circuit is. In other words, the output signal OUT is pulled low 
when the signal IN exceeds the high-to-low threshold voltage. Similarly, when the input signal IN goes 
down to VOL i.e GND from VOH, the threshold voltage of the conventional Schmitt Trigger circuit. In other 
words, the output signal OUT is pulled up when the input signal IN is lower than the low-to-high threshold 
voltage. Hence, the noise immunity of the conventional Schmitt Trigger[10] circuit is better than that of 
inverter. The threshold voltages and can be adjusted by controlling the device dimensions of those 
transistors [11]. 
 
Figure 1. Schmitt Trigger.        
The standard cascade architecture used in the CMOS Schmitt Trigger circuit design [12] is shown in the 
Figure 1 limits lowering of the operating voltage. The operation of the Schmitt Trigger circuit is as follows. 
Initially, IN = 0 V, the two stacked p-MOSFET (P1 and P2) will be on. Hence OUT = VDD. When IN rises 
to VTN, N1 is on. But N2 is still off since N3 is on and source voltage of N2 is VDD. Now N1 and N3 form 
an inverting NMOS amplifier. Thus, source voltage of N2 is falling with increasing IN. When source 
voltage of N2 drops to VTN, N2 is on. Now both N2 and N1 are on, OUT approaches to 0V rapidly and N3 
becomes off. When IN approaches VDD, the two stacked n-MOSFET (N1 and N2) will be on. Hence OUT = 
0. When IN falls to |VTP|, P1 is on. But P2 is still off since P3 is on and source voltage of P2 is 0 V. Now P1 
and P3 form an inverting PMOS amplifier. Thus, source voltage of P2 is rising with decreasing IN. When 
source voltage of P2 rises to |VTP|, P2 is on. Now both P1 and P2 are on, OUT approaches to VDD rapidly 
and P3 becomes off. 
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Figure 2. Voltage Transfer Curve 
 
The voltage transfers characteristic exhibits a typical hysteresis behavior as shown in Figure 2. In Figure 2, 
VOH is the maximum output voltage and VOL is the minimum output voltage. Vhl is the input voltage at 
which output switches from VOH to VOL. Vlh is the input voltage at which output switches from VOL to VOH. 
Vhw is called the hysteresis width[13]. The voltages, Vhl, Vlh and Vhw are given by [12]. 
 
                                     (1) 
 
                                      (2) 
 
                        (3) 
 
where the ratio  . The n- and p-MOSFETs’ transconductance parameters are βn and βp, 
respectively. 
The basic circuit of Schmitt Trigger is shown in Fig.1. We can divide into two parts, depending on whether 
the output is high or low. If the output is low, then P3 is on and N3 is off and p-channel portion is used in 
calculating the switching point voltages, while if the output is high, N3 is on and P3 is off and n-channel 
portion is used to calculate the switching point voltages. Also, if the output is high, P2 and P1 are on, 
providing a DC path to VDD. Now assume that output is high (=VDD) and the input is low (=0V). The 
bottom portion of the Schmitt Trigger in calculating the upper switching point voltage, Vhl. MOSFETs N1 
and N2 are off, with IN = 0V while N3 is on. The source of N3 floats to VDD-VTHN, or approximately 4V for 
VDD=5V. This point is labeled as Vx. 
With IN less than the threshold voltage of N1, Vx remains at VDD-VTHN3. As IN is increased further, N1 
begins to turn on and the voltage, Vx, starts to fall toward ground. The high switching point voltage is 
defined when 
 
 
                                                 (4) 
 
or when N2 starts to turn on. As N2 starts to turn on, the output starts to move toward ground, causing N3 
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to start turning off. This in turn causes Vx to fall further, turning N2 on even more. This continues until N3 
is totally off and N2 and N1 are on. This positive feedback causes the switching point voltage to be very 
well defined [13]. When equation (4) is valid, the currents flowing in N1 and N3 are essentially the same. 
Equating these currents gives 
 
                         (5) 
 
Since the sources of N2 and N3 are tied together, VTHN2 = VTHN3 the increase in the threshold voltages from 
the body effect is the same for each MOSFET. The combination of equations (4) and (5) yields    
 
                                  (6) 
 
The threshold voltage of N1, given by VTHN in this equation, is zero body bias threshold voltage (=0.8V in 
our long channel CMOS process and 0.25V in the short channel process). Given a specific upper switching 
point voltage, the ratio of MOSFET transconductors is determined by solving this equation.  A general 
design rule for selecting the size of N2, that is, β2, is to require that 
 
                                    (7) 
 
Since N2 is used as a switch. 
A similar analysis can be used to determine the lower switching point voltage, Vlh, resulting in the 
following design equation. Means in this upper half of the circuit is used for calculating this value with the 
help of P1, P2, P3. 
 
                            (8) 
 
3. Conventional Schmitt Trigger 
The schematic of conventional CMOS Schmitt Trigger is shown in Figure 3. and its corresponding input 
output waveform in Figure 4. The average power consumed is 6.654744e-008 watts. 
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Figure 3. Schematic of conventional Schmitt Trigger. 
 
Figure 4. Input and output waveform of the conventional Schmitt Trigger 
 
Hysteresis loop of the Schmitt Trigger is shown in Figure 5. 
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Figure 5. Hysteresis curve of the conventional Schmitt Trigger 
 
4. Proposed Schmitt Trigger 
Compared with the traditional 6-transistors Schmitt trigger, Schmitt trigger composed is designed of four 
transistors. And designed by using one PMOS and three NMOS and a capacitor, to stable the circuit 
capacitor is used between them. And the delay decreases as the delay is more concentrated due to PMOS 
because of less mobility of holes as compared to electrons. By using this, less area is used, less delay and 
have low average power consumption than the conventional. The schematic of proposed Schmitt Trigger is 
shown in Figure 6 and the input output waveform is shown in Figure 7 and hysteresis is shown in Figure 8. 
The average power consumed is 5.039027e-008 watts. 
 
Innovative Systems Design and Engineering     www.iiste.org 
ISSN 2222-1727 (Paper) ISSN 2222-2871 (Online) 
Vol 3, No 2, 2012 
 
 
49 
 
 
Figure 6. Schematic of Proposed Schmitt Trigger 
 
Figure 7. Input and Output waveform of proposed Schmitt Trigger. 
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Figure 8. Hysteresis curve of proposed Schmitt Trigger 
 
5. Conclusion 
Simulation has been done on tanner EDA tool at TSMC 130nm technology with 1 V supply voltage. 
TSPICE simulation results of the circuit confirm the effectiveness of the approach. Proposed Schmitt 
Trigger is modified by using four transistors having less average power consumption with decrease in area. 
Delay is also decreased by using only one PMOS as because delay is more concentrated to PMOS due to 
less mobility of holes compare to electrons. Proposed Schmitt Trigger is formed by using four transistors 
and have better performance than the conventional Schmitt Trigger. As there is less transistor count by 
which area is reduced and delay is also reduced. The average power consumption of the proposed Schmitt 
Trigger is less in comparison to conventional Schmitt Trigger. Measured results verified the principle of 
operation and the characteristics of this low power Schmitt trigger circuit. The circuit has been used in the 
design of low power, very low frequency integrator oscillators. 
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